Interconnect layout optimization under higher-order RLC model | IEEE Conference Publication | IEEE Xplore