Techniques for improving the efficiency of sequential circuit test generation | IEEE Conference Publication | IEEE Xplore