Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation | IEEE Conference Publication | IEEE Xplore