Formal specification and verification of a dataflow processor array | IEEE Conference Publication | IEEE Xplore