Symbolic functional and timing verification of transistor-level circuits | IEEE Conference Publication | IEEE Xplore