A methodology for verifying memory access protocols in behavioral synthesis | IEEE Conference Publication | IEEE Xplore