Power-delay modeling of dynamic CMOS gates for circuit optimization | IEEE Conference Publication | IEEE Xplore