Loading [a11y]/accessibility-menu.js
A robust cell-level crosstalk delay change analysis | IEEE Conference Publication | IEEE Xplore

A robust cell-level crosstalk delay change analysis


Abstract:

In This work we present a robust and efficient methodology for crosstalk-induced delay change analysis for ASIC design styles. The approach employs optimization methods t...Show More

Abstract:

In This work we present a robust and efficient methodology for crosstalk-induced delay change analysis for ASIC design styles. The approach employs optimization methods to search for worst aggressor alignment, and it computes crosstalk induced delay change on each stage considering an impact on downstream logic. Computational efficiency is achieved using pre-characterized current models for drivers and compact macromodels for interconnect. The proposed methodology has been implemented in a commercial noise analysis tool. Experimental results obtained on industrial designs demonstrate high accuracy and reduced pessimism of the proposed methodology.
Date of Conference: 07-11 November 2004
Date Added to IEEE Xplore: 31 January 2005
Print ISBN:0-7803-8702-3
Print ISSN: 1092-3152
Conference Location: San Jose, CA, USA

References

References is not available for this document.