A power aware system level interconnect design methodology for latency-insensitive systems

A power aware system level interconnect design methodology for latency-insensitive systems | IEEE Conference Publication | IEEE Xplore