Analysis and evaluation of a hybrid interconnect structure for FPGAs | IEEE Conference Publication | IEEE Xplore