Accurate estimation of global buffer delay within a floorplan | IEEE Conference Publication | IEEE Xplore