A layout dependent full-chip copper electroplating topography model | IEEE Conference Publication | IEEE Xplore