An automated technique for topology and route generation of application specific on-chip interconnection networks | IEEE Conference Publication | IEEE Xplore