Flip-flop insertion with shifted-phase clocks for FPGA power reduction | IEEE Conference Publication | IEEE Xplore