Post-verification debugging of hierarchical designs | IEEE Conference Publication | IEEE Xplore