Enhancing design robustness with reliability-aware resynthesis and logic simulation | IEEE Conference Publication | IEEE Xplore