Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains | IEEE Conference Publication | IEEE Xplore