Methodology for low power test pattern generation using activity threshold control logic | IEEE Conference Publication | IEEE Xplore