A novel sequential circuit optimization with clock gating logic | IEEE Conference Publication | IEEE Xplore