Trace signal selection to enhance timing and logic visibility in post-silicon validation

Trace signal selection to enhance timing and logic visibility in post-silicon validation | IEEE Conference Publication | IEEE Xplore