Timing yield optimization via discrete gate sizing using globally-informed delay PDFs | IEEE Conference Publication | IEEE Xplore