Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning | IEEE Conference Publication | IEEE Xplore