Improving dual Vt technology by simultaneous gate sizing and mechanical stress optimization | IEEE Conference Publication | IEEE Xplore