In-placement clock-tree aware multi-bit flip-flop generation for power optimization | IEEE Conference Publication | IEEE Xplore