Sub-20 nm design technology co-optimization for standard cell logic | IEEE Conference Publication | IEEE Xplore