Efficient transistor-level symbolic timing simulation using cached partial circuit states | IEEE Conference Publication | IEEE Xplore