Leveraging value locality for efficient design of a hybrid cache in multicore processors | IEEE Conference Publication | IEEE Xplore