Towards warp-scheduler friendly STT-RAM/SRAM hybrid GPGPU register file design | IEEE Conference Publication | IEEE Xplore