Clock Gating Synthesis of Netlist with Cyclic Logic Paths | IEEE Conference Publication | IEEE Xplore