Reducing Compilation Effort in Commercial FPGA Emulation Systems Using Machine Learning | IEEE Conference Publication | IEEE Xplore