Simultaneous Transistor Folding and Placement in Standard Cell Layout Synthesis | IEEE Conference Publication | IEEE Xplore