Accelerate Logic Re-simulation on GPU via Gate/Event Parallelism and State Compression | IEEE Conference Publication | IEEE Xplore