Invited Paper: Verilog-to-PyG - A Framework for Graph Learning and Augmentation on RTL Designs | IEEE Conference Publication | IEEE Xplore