Optimized architecture and design of an output-queued CMOS switch chip | IEEE Conference Publication | IEEE Xplore