Dynamically Reconfigurable Architecture for Fault-Tolerant 2D Networks-on-Chip | IEEE Conference Publication | IEEE Xplore