Design and analysis of High speed wallace tree multiplier using parallel prefix adders for VLSI circuit designs | IEEE Conference Publication | IEEE Xplore