Design of Low Spurious Phase Locked Loop for Vector Network Analyzer | IEEE Conference Publication | IEEE Xplore