Use of redundant binary representation for fault-tolerant arithmetic array processors | IEEE Conference Publication | IEEE Xplore