A higher level hardware design verification | IEEE Conference Publication | IEEE Xplore