Formal verification of state-machines using higher-order logic | IEEE Conference Publication | IEEE Xplore