Designing fault-tolerant, testable, VLSI processors using the IEEE P1149.1 boundary-scan architecture | IEEE Conference Publication | IEEE Xplore