Automatic layout generation for mixed analog-digital VLSI neural chips | IEEE Conference Publication | IEEE Xplore