Test generation in circuits constructed by input decomposition | IEEE Conference Publication | IEEE Xplore