A reduced area scheme for carry-select adders | IEEE Conference Publication | IEEE Xplore