A linear time algorithm for optimal CMOS functional cell layouts | IEEE Conference Publication | IEEE Xplore