Modeling of interconnection lines for simulation of VLSI circuits | IEEE Conference Publication | IEEE Xplore