Allocation of multiport memory with ports of different type in register transfer level synthesis | IEEE Conference Publication | IEEE Xplore