Logic synthesis of 100-percent testable logic networks | IEEE Conference Publication | IEEE Xplore