High-speed VLSI arithmetic processor architectures using hybrid number representation | IEEE Conference Publication | IEEE Xplore