Logical verification of the NVAX CPU chip design | IEEE Conference Publication | IEEE Xplore